This paper investigates the conducted-noise characteristics of a digitally-controlled randomly-switched dc-dc converter. In order to investigate the effect of the suggested digital controller on the conducted-noise characteristics of a dc-dc converter, three factors have been studied: the field-programmable gate array (FPGA) clock speed, the randomization ratio percentage, and the effect of using a closed loop feedback controller. A field-programmable gate array is much more flexible than analog control circuits, has a lower cost, and can be used for power supply applications. A novel FPGA-based implementation has been suggested for obtaining the experimental validations and realizing the studied concepts. Furthermore, the experimental results have been discussed and design guidelines have been included.
I. INTRODUCTION
Power electronics have become the dominant factor in the deterioration of our electromagnetic environment, causing a decline in line power and an increase in the level of conducted electromagnetic interference (EMI) [1] .
In general, semiconductor switches produce differentialmode conducted EMI through the basic power-conversion process and common-mode conducted EMI through capacitive or inductive coupling [1] , [2] .
Recent electromagnetic compatibility (EMC) regulations recognize the need for reducing the harmonic pollution of power lines, and limit the amount of harmonic current emissions [3] - [5] .
Traditional solutions are related to filters and shielding techniques. However, these solutions have a number of limitations and drawbacks, which prevent universal applicability. Alternatively, random-switching techniques attenuate the switching noise by spreading them over a frequency range. This is typically achieved by randomly varying the switching frequency of the switching power supplies. Random-switching control is effective for suppressing the peak level of the switching-noise spectrum [2] , [6] - [20] . Furthermore, the effects of randomizing the duty cycle and some other randomization techniques Kyushu University, Japan * * Faculty of Engineering, Nagasaki University, Japan on the switching noise characteristics have been addressed in several publications [10] , [11] .
Hardware limitations and the complexity of the control circuits cause difficulty in achieving compliance with standard EMC regulations while maintaining low conducted EMI and low cost. On the other hand, with the flexibility and programmability of FPGA technology, many attractive techniques can be designed and implemented as well [21] - [22] . The implementation of the proposed controller has been accomplished using FPGA technology.
Electromagnetic interference mitigation in a switchingmode power supply (SMPS) is a very active research topic, yet there is a lack of meaningful analyses and design guidelines especially in case of digital control. This paper is organized as follows: Section II describes a randomly switched dc-dc converter using FPGA. Section III presents the details of the experimental work setup. Experimental results and analysis are presented in section IV. Finally, the conclusions are presented in section V.
II. RANDOMLY SWITCHED DC-DC CONVERTER USING FPGA Fig. 1 illustrates the overall circuit block diagram of a randomly switched dc-dc converter using an FPGA. It consists of a dc-dc power switching circuit, an analog to digital conversion circuit and its driver, the proposed FPGA-based digital controller, and interface and power switches and their drivers. 
A. Converter Power-Circuit Design
A synchronous buck converter topology has been selected in order to improve efficiency and reduce heat loss [23] . The sizes of the output inductor and capacitor have been chosen such that:
• The converter operates in continuous conduction mode (CCM) at minimum output current.
• The peak-to peak value of ripple voltage is within V r = 20 mV.
• Current ripple ratio r≈0.4.
B. Analog to Digital Conversion Circuit and Its Driver
The converter output voltage is converted into a digital 8-bit signal by means of an analog to digital converter (ADC). This signal is processed by the digital compensator to calculate the duty ratio (d). The ADC's driver is designed and embedded inside the FPGA-based digital controller. The conversion cycle is started with the switching cycle and completed within the same switching cycle.
C. Digital Compensator
In order to regulate the output voltage to match a precise voltage reference over a range of input voltage values, load currents, and temperature variations, a digital compensator has been designed. Moreover, the digital compensator makes the output voltage immune to randomized variations in the During the current switching cycle, the digital compensator computes the digital duty ratio (d(n+1) for the next switching cycle) in one of three modes. These modes can be explained as follows:
Step Decrease Mode: when the output voltage is higher than the upper threshold voltage (V ref + d z ), the duty ratio is reduced by a step change (∆d).
Step Increase Mode: when the output voltage is less than the lower threshold voltage (V ref − d z ), the duty ratio is increased by a step change (∆d).
Deadzone Mode: when the output voltage lies between the threshold voltage limits
the desired reference value, the duty ratio is frozen.
In this way, the use of a deadzone comparator prevents undesired oscillations in the converter output. Thus, a stable operating condition is obtained.
D. Pseudorandom Stream Generator
A pseudorandom stream generator has been constructed as shown in Fig. 3 . The proposed construction uses several maximum length linear feedback shift registers (m-LFSRs) in parallel. The use of m-LFSRs is due to the fact that the sequence generated by the m-LFSRs has a maximum period [24] . For different m-LFSRs output bits, different initial contents of the m-LFSRs (seeds) have been used. The taps are XOR'd sequentially with the output and then fed back into the leftmost bit.
The designed pseudorandom stream generator delivers a 16-bit output; (the maximal number is 2 16 − 1 = 65535). The random stream is composed of the output bits of the At the beginning of every switching cycle, the random output bits are converted into an integer number (PRN) and used in the digital pulse-width modulator (DPWM). However, the other generated random output bits are discarded.
E. Digital Pulse Width Modulator
At the beginning of every switching cycle, the DPWM achieves the following assignments: 1) Taking d(n + 1) as input and considering it as the duty ratio of the started switching cycle (d(n)). 2) Converting the pseudorandom output bits into an integer number (PRN). 3) Calculating the needed number of clocks (SN and DN) to fulfill the switching frequency and duty ratio, respectively, for the started switching cycle, as follows: As shown in Fig. 4 , the designed DPWM uses a clockedcounter that increments (up to SN) and resets at the end of the switching cycle (see the reset1 signal in Fig. 5 ). When the counter value exceeds the reference value (DN), the PWM output changes its state from high to low. In this way, the digital pulse-width modulated waveforms (V gs1,2 ) with the commanded duty ratio at the calculated switching frequency are generated. 
III. EXPERIMENTAL WORK
The randomly switched dc-dc converter, described in section II, has been designed and implemented using an Altera FPGA. The VHDL simulation of the proposed FPGA-based controller is shown in Fig. 5 . Table I illustrates the synchronous buck converter parameters. The measured efficiency of the converter at different switching frequencies is shown in Fig. 6 . Basically, the higher the switching frequency the higher the switching losses, thus the lower the efficiency. It is clear that the upper curve (at f sw = 100 kHz) has different characteristics at a low output current (at I o < 3A). This can be attributed to the fact that: at this range of switching frequency and output current, the converter enters the discontinuous conduction mode (DCM) of operation.
Moreover, the effect of using the proposed controller on the converter output characteristics is illustrated in Fig. 7 . It is clear that the output voltage is well regulated using the proposed controller. The conducted-noise has been measured across the input terminals of the converter using a line impedance stabilization network (LISN) [3] . Fig. 8 describes the experimental circuit for conducted noise measurements. The LISN is used to standardize the input impedance from the converter input and to sense the conducted-noise, which is measured by an EMI receiver. The resolution band width of the spectrum analyzer has been adjusted to (RBW = 9 kHz).
In order to investigate the effect of random-switching on the conducted-noise characteristics of the dc-dc converter using an FPGA, three factors have been studied as follows:
1) FPGA clock speed, (20 MHz, 40 MHz, and 66 MHz speeds have been used).
2) Randomization ratio percentage, (RRP):
where; RRP : Randomization ratio percentage, f csw : Center switching frequency. 3) Using the feedback controller (FB) or using a fixed dutyratio (Fixed d).
IV. RESULTS AND ANALYSIS

A. FPGA Clock Speed Effect
As illustrated in Fig. 9 , the noise level reduction increases when using a higher FPGA clock speed, since the randomization resolution increases. This can be explained as follows:
Any output signal from the FPGA is composed of a number of clocks. Then, the frequency of this output signal can be calculated with the following equation:
where; F output signal : Frequency of the output signal T clk : Time period of each clock cycle = 1/f clk From the above equation, for an output signal with a certain frequency randomization range, a higher FPGA clock speed permits a wider range of clock numbers (i.e. a larger number of different candidate frequencies), which means a higher randomization resolution as illustrated in Fig. 10 . On the other hand, the higher FPGA clock speed, the higher the FPGA cost. 
B. Randomization Ratio Percentage Effect
The results, shown in Fig. 11 , reveal that increasing the randomization ratio increases the noise level reduction until a certain ratio where the noise level reduction again decreases. The latter is due to the increased low-frequency noise and the overlaps between the successive frequency spectrum ranges in the case of higher randomization ratios that can be clarified as follows:
Assuming a random pulse train with a uniform frequency distribution at a constant duty ratio, as shown in Fig. 12 , the switching frequency changes uniformly from f L up to f H in Fig. 15 . Comparison between the spectrum of the conducted-noise of the buck converter with fixed switching frequency (0% RRP) and that with randomized switching frequency (21.8% RRP), (at f clk = 66 MHz, using the FPGA feedback controller, and at RBW = 9 kHz).
the range of f csw ± ∆f . As illustrated in Fig. 13a , at zero ∆f i.e. fixed switching frequency PWM, the frequency spectrum of the pulse train will be concentrated at the switching frequency and its multiples.
Slightly increasing ∆f as random PWM spreads the frequency spectrum of the signal decreases the spectrum's peaks as in Fig. 13b . However, large values of ∆f cause overlapping between the successive frequency spectrum ranges that increases the frequency spectrum envelope which in turn increases the low-frequency components. In addition, it also generates superposed peaks with higher values than those generated using a low ∆f , as shown in Fig. 13c . To avoid such overlapping, the boundaries of the switching frequency variation should fulfill the following constraint:
substitute with:
f L = f csw − ∆f, and
That means ∆f ≤ 33.33% of f csw which strongly agrees with the experimental results shown in Fig. 11 . On the other hand, the feedback digital controller tries to keep the output voltage at a desired reference value without any deviations. To achieve this, the controller alters the duty cycle. These oscillations deteriorate the noise spectrumspreading achieved by random switching.
C. Effect of Using the Feedback Controller
Finally, the comparison, shown in Fig. 15 , reveals that the conducted-noise spectrum has been significantly improved and that the noise level has been effectively reduced. Table II illustrates a summary of the achieved noise level reductions for the studied cases. 
V. CONCLUSIONS
A novel FPGA-based controller has been designed and implemented for conducted-noise reduction in dc-dc converters. Moreover, the conducted-noise characteristics of a digitally-controlled randomly-switched dc-dc converter have been experimentally investigated. It can be concluded that: 1) Increasing the FPGA clock speed improves the conducted-noise spectrum of the converter. On the other hand, the higher FPGA clock speed, the higher the FPGA cost.
2) The feedback controller effectively regulates the output voltage. However, it slightly attenuates the noise reduction. 3) Increasing the randomization ratio increases the noise reduction until a certain ratio where the noise reduction again decreases. The latter is due to the increased lowfrequency noise and the overlaps between the successive frequency spectrum ranges. To avoid such overlapping, a randomization ratio shouldn't be taken that is more than ± one third of the central switching frequency. Finally, experimental results show that, using the proposed FPGA-based controller significantly improves the converter's EMI performance.
